Abstract-This paper addresses the difficulty of designing 1-V capable analog circuits in standard digital complementary metal-oxide-semiconductor (CMOS) technology. Design techniques for facilitating 1-V operation are discussed and 1-V analog building block circuits are presented. Most of these circuits use the bulk-driving technique to circumvent the metaloxide-semiconductor field-effect transistor turn-on (threshold) voltage requirement. Finally, techniques are combined within a 1-V CMOS operational amplifier with rail-to-rail input and output ranges. While consuming 300 W, the 1-V rail-to-rail CMOS op amp achieves 1.3-MHz unity-gain frequency and 57 phase margin for a 22-pF load capacitance.
I. INTRODUCTION

F
ACTORS associated with the scaling of complementary metal-oxide-semiconductor (CMOS) technology such as reliability and density are driving down supply voltages. Furthermore, the rapid growth of portable applications promotes battery operation which favors low voltage and low power circuits. As a result, many suggest that future implementation of mixed analog-digital circuits using standard CMOS will have power supplies of 1.5 V or less [1] , [2] . Communication large-scale integrations (LSI's) are predicted to target 1-V operation [3] .
Threshold voltages of future standard CMOS technologies may not decrease much below what is available today [4] . This poses a great challenge to CMOS analog/mixed-signal circuit design. Consider the standard push-pull CMOS amplifier/inverter and transmission gates, these circuits require the analog power supply to be at least equal to the sum of the magnitudes of the n-channel and p-channel thresholds [5] . This implies that low-voltage analog circuits are incompatible with the CMOS technology trends of the future. To circumvent this conflict without requiring costly development of CMOS technologies with lower thresholds or an high-efficiency onchip dc-dc converter to increase the internal supply voltage (which scaling may not tolerate), circuit techniques must be developed that are compatible with future standard CMOS technology trends.
This paper focuses on developing analog circuit techniques that are compatible with future CMOS technologies. Note that circuit techniques which permit low voltage operation with large thresholds offer the potential for more thoroughly utilizing the technology at any voltage range even if low threshold voltage technologies become standard. Analog building block circuits such as differential amplifiers and current mirrors which achieve 1-V operation will be described in detail. Some of the blocks will then be used to design and implement a 1-V CMOS rail-to-rail input/output op amp that has been fabricated in standard 2-m CMOS technology having threshold voltages in the range of V.
II. BUILDING BLOCKS FOR 1-V CMOS ANALOG CIRCUITS
A limitation to implementing analog circuits at low voltage is the threshold voltage. The metal-oxide-semiconductor fieldeffect transistor (MOSFET) must be turned on in order to perform any type of signal processing. This implies that for CMOS technology the power supplies must satisfy the following requirement (1) for strong inversion operation where is the positive power supply, is the negative power supply, and is the magnitude of the largest threshold of the nMOS or pMOS transistors. Furthermore, when gate-driving the MOSFET, the supply voltage requirement becomes (2) The turn-on or threshold voltage requirement ultimately constrains signal swing and consequently dynamic range. If the MOSFET is bulk-driven, then the voltage overhead associated with is removed from the signal path.
A. The Bulk-Driven MOSFET
Probably the most important solution to the threshold voltage limitation is the bulk-driven MOSFET. Fig. 1 illustrates a nMOSFET structure cross section where a p-well process is assumed. For simplicity, a junction field-effect transistor (JFET) schematic symbol labeled "channel JFET" is used in Fig. 1 to represent the bulk-driven MOSFET. The gate-source potential is taken to a dc voltage that is sufficient to turnon the MOSFET. The drain is connected normally and the signal is applied between the bulk and the source. The current 1057-7130/98$10.00 © 1998 IEEE flowing from the source to drain is modulated by the reverse bias on the bulk-channel junction. The result is a junction field-effect transistor with the bulk as the signal input (gate). Consequently, a high-input impedance depletion-mode device results.
To understand the bulk-driven MOSFET better, consider the experimental transconductance characteristics shown in Fig. 2 . This plot shows drain current versus bulk-source voltage ( 1.5 V) and drain current versus gate-source voltage ( 0 V). Although the is large, smaller values of simply reduce the value of ( 0 V) for the JFET. It is appropriate to use a JFET parameter such as to describe the bulk-driven MOSFET given its depletion-mode behavior.
First-order theory [6] gives the dependence of the drain current, , of a MOSFET as (3) and (4) where (5) and (6) The parameters in (5) are identical with standard SPICE parameters for MOSFET's. However, to describe bulk-source operation, the term in (3) and (4) is expanded (7) and (8) These equations are used for the theoretical predictions of the bulk-driven MOSFET's drain current but test results suggest that they need to be reexamined to permit better correlation between experimental and theoretical results. We have found that the Berkeley short-channel insulted-gate (BSIM) model [7] can model bulk-source operation reasonably well. However, the BSIM model tends to over estimate the bulk current as the bulk-source junction is forward biased. The bulk-driven MOSFET has several important advantages. The obvious advantage is the depletion characteristic which allows zero, negative, and even small positive values of bias voltage to achieve the desired dc currents. This will lead to larger input common-mode ranges that could not otherwise be achieved at low power supply voltages. Another interesting advantage of the bulk-driven MOSFET is the use of the poly gate to modulate the bulk-driven MOSFET. Because the gate can totally shutoff the channel, the on/off ratio of the bulk-driven MOSFET modulated by the gate is very large. Furthermore, throughout extensive experimental investigation of bulk-driving the MOSFET, latch-up has not appeared to be a problem.
Matching between individual bulk-driven MOSFET's is similar to that of standard MOSFET's. As the bulk-driven MOSFET's operation is depletion-mode, it is appropriate to describe it with JFET parameters and (pinch-off voltage). Experimental data shows that the bulk-driven MOSFET's and varies by 4.2% and 1%, respectively, while for the same transistors the varies by 2.4% and by 2.9%. A potential advantage of the bulk-driven MOSFET is that the small signal transconductance, , can in theory be larger than the MOSFET's transconductance, . This is demonstrated by examining the expression for given below:
The bulk-driven MOSFET transconductance can exceed the gate-driven MOSFET transconductance if V
Of course, there may be appreciable current flowing in the bulk-source junction under these conditions.
One disadvantage of the bulk-driven MOSFET is its input capacitance. Consider the frequency response of the bulkdriven MOSFET compared to that of a gate-driven MOSFET. The gate-driven MOSFET's frequency response capability is described by its transitional frequency, .
- (11) where is the gate-to-source capacitance [6] . At frequencies beyond , the device no longer provides signal gain. Likewise, for the bulk-driven MOSFET -
where is the ratio of to and typically has a value in the range of 0.2 to 0.4, is the bulk-to-source capacitance, and is the well-to-substrate capacitance. In [8] convenient normalization factors are provided for comparing to for different device layouts in a 3 m CMOS process. According to [8] , for an interdigitated layout, for the MOS. The proportionality of to is approximated using the bulk area and periphery, the well doping density, the substrate doping density, and applied voltage bias across the bulk-substrate junction. For digital CMOS technology, the well and substrate doping density is approximately 10 cm and 10 cm , respectively [9] , [10] . Similar to the estimate, consider a pessimistic zerobias estimate for (as with any depletion capacitance, reduces with reverse-bias of the well-substrate junction). In the bulk-driving technique the well-substrate pn-junction is never forward-biased. Using the doping information, the zero-bias /area estimated value is 0.087 fF/ [9] . A comparison to is made once a bulk area is selected for a given MOSFET. A reasonable estimate of bulk area is approximately three times the source/drain diffusion area of MOSFET. For a minimum gate length device with a gate width , the bulk area is approximately . Conservatively, the resulting capacitance is multiplied by 2 to account for the bulk-to-substrate sidewall depletion capacitance. For saturated strong inversion MOSFET operation and using the previously mentioned approximations it can be shown that [11] --
In scaling CMOS technology to shrink the minimum feature size, the above ratio improves as increases by the scaling factor , and the /area parameter should only increase by a factor of if the well and substrate doping densities each increase by a factor of [10] . Because of scaling, (13) becomes
If a CMOS technology currently has 1.0 m minimum feature size, for example, and later is scaled such that a 0.5-m minimum feature size is achieved, the corresponding factor for this scenario is 2. While -probably will not equal -in a future standard CMOS technology, utilizing the bulk-driven technique should not sacrifice a great deal of frequency response. Another potential disadvantage of the bulk-driven MOSFET is noise. Obviously the channel noise current is identical in both the gate-driven and bulk-driven cases. However, the gain factor referring the channel noise current to the input distinguishes the bulk-driven case from the gate-driven case. Also, the bulk (or well) sheet resistance of the bulk-driven MOSFET can contribute additional thermal noise. Special attention must also be given to gate resistance, if a nonsilicide process is used. Normal MOSFET geometries do not favor an optimum bulk-driven MOSFET from the viewpoint of noise. The noise considerations for the bulk-driven MOSFET are explicitly described in the bulk-referred mean-square noise voltage expression for the MOSFET [11] ( 15) where is the number of gate fingers within an interdigitated MOSFET structure, is the effective series bulk resistance for the th gate channel, and is the effective series gate-metal resistance of the th gate. MOSFET white noise and flicker noise referred to the bulk terminal are described by the first and second terms, respectively. The last two terms above describe the thermal noise attributed to bulk-and gate-metal resistance. The coefficient in (15) is an encouraging result since the noise contribution of gate resistance, determined by polysilicon sheet resistivity of approximately 22 /square (nonsilicided), is multiplied by , a factor nominally between about 9 and 11. The noise influence caused by gate resistance is reduced by constructing a highly interdigitated MOSFET structure, i.e., a MOSFET with many individual gate strips or gate fingers. This is because the summation of individual bulk resistance actually increases with interdigitization, whereas the sum of all the individual gate resistance remains constant with interdigitization. In order to minimize bulk-referred noise for the bulk-driven MOSFET, the physical layout of the device should use bulk contacts generously. The contacts should be as close as possible to each gate finger, which minimizes the noise contribution of bulk resistance determined by well sheet resistivity of approximately 2500 /square. The aforementioned sheet resistivity values correspond to the MOSIS 2-m n-well CMOS process. 
B. Differential Amplifiers
One of the key building blocks in analog circuits is the differential amplifier. The bulk-driven differential pair (BDDP) is shown in Fig. 3 . For the nMOS example shown (p-well technology), the gates of both devices are tied to so that an inversion layer channel is formed within each MOSFET. Because the source-coupled MOSFET's have isolated individual wells, a differential voltage signal is applied between the bulk terminals of M1 and M2. The differential input signal, via the bulk-to-channel transconductance action of the pair, causes current to be steered between M1 and M2 such that (16) where is the differential transconductance and is the differential input voltage signal. Using first-order theory, the differential transconductance of the pair is described by (17) where is the voltage common to both bulk terminals (common-mode), is the source-coupled node voltage, and is the tail current biasing the differential pair. can move rail-to-rail, since the MOSFET's bulk-source junction is amenable to both reverse and forward biases. Within a 1-V supply, cannot forward-bias the bulk-source junctions enough to strongly turn-on the parasitic lateral and vertical BJT's (shown in Fig. 1 ) thereby compromising the pair's input impedance. The variation in threshold voltage with commonmode voltage makes this possible. Threshold voltage reduces for forward-biasing of the bulk-source junction, and as a result follows to a degree. For a nMOS pair, as moves beyond mid-supply toward , the source-coupled node also moves toward . Measured data on a bulk-driven differential pair fabricated in 2-m p-well CMOS technology is shown in Figs. 4 and 5. The circuit schematic for all the measurements is shown in Fig. 3 . In all cases, the aspect ratios of M1 and M2 are 400 m/2 m with the 1-V supply voltage realized by 0.5 V and 0.5 V. The -substrate is tied to 0.5 V. For a mid-supply common-mode voltage, the circuit's measured transconductance varies from 75 S for 10 A to approximately 310 S for 50 A. For two tail currents, 40 and 50 A, the bulk-driven differential pair's transconductance is measured as a function of commonmode voltage and plotted in Fig. 4 . In Fig. 4 a second-order polynomial curve fit to the data is performed, indicated by the dashed lines. Using the 0 V value of transconductance of each tail current case as the nominal value, the bulk-driven differential pair's transconductance at is 16.3% below the nominal value for the 40 A case and 16.5% below nominal for the 50-A case. The BDDP's transconductance is 28% above nominal for the 40-A case, and 30% above nominal for the 50-A case at . This behavior of as a function of common-mode voltage is predicted by (17) . Taking the derivative of (17) with respect to (18) The measurement results demonstrate that an increase in increases the rate at which changes with . The topgate transconductance is greater for the 50-A tail current case, resulting in more total variation of with than in the 40-A case.
As mentioned earlier for the nMOS pair (p-well CMOS technology), the threshold voltage reduces as the approaches , allowing the source-coupled node voltage to rise. Measurements of this behavior are shown in Fig. 5 for the same bulk-driven differential pair and tail currents. Since the largest tail current of 50 A requires the most , its corresponding is the nearest to , which was 0.5 V in these measurements. For a constant tail current, the measured data indicates that is approximately a linear function of . For 50-A tail current, reaches 0 V as reaches 0.5 V, indicating a 500-mV forward-bias of each MOSFET's bulk-source junction, the largest over an entire common-mode sweep. Even at this extreme condition, measurements indicate that (the circuit's positive input bias current) only reaches 2 nA. In addition, the curves of Fig. 5 become evenly spaced for tail currents greater than 10 A. This indicates that the nMOS BDDP moves from weak to strong inversion saturation operation for a tail current between 10 and 20 A.
For a 1-V total supply voltage with the nMOS bulkdriven differential pair's gate-coupled node fixed at , the voltage headroom for the tail current sink reduces as moves toward . From Fig. 5 the 20 A tail current bias corresponds to reaching 0.4 V when 0.45 V, leaving 100 mV across the tail current sink. When using a single MOSFET to provide the tail current, proper design of the bulk-driven differential amplifier can provide adequate voltage headroom for the tail current device to maintain saturated operation over the entire rail-to-rail input commonmode range (ICMR).
The BDDP circuit's input and output capacitance determines its frequency response. The dominant parasitic capacitors of the BDDP circuit are shown explicitly in Fig. 6(a) . Also depicted are the equivalent input capacitance and the equivalent output capacitance which consist of parasitic capacitors.
represents an arbitrary load. For comparison, Fig. 6(b) provides a similar illustration of the gate-driven differential pair. For the bulk-driven differential pair -
and -
where is the inverting voltage gain across each causing Miller Effect. For the gate-driven differential pair -
The equivalent load capacitance in both cases is equal. If the two differential pairs are equivalently loaded, the pole at their respective outputs is identical. There is a significant difference in input capacitance. In fact, in terms of input capacitance, the two circuits share no common capacitive elements. Furthermore, given the factor of difference in voltage gain between the two circuits, there is a factor of difference in Miller effect influencing each input capacitance. Since the bulk-driving technique avoids the strong forwardbias condition of the bulk-source junction is less than one, implying that the Miller Effect influencing the BDDP's input capacitance is less than that of the gatedifferential pair. This means that the BDDP's voltage gain is less than that of gate-driven differential pair for the same tail current and load. The difference in input capacitance is only a concern if the driving signal source has a large source resistance.
Methods for loading the BDDP become limited at 1 V. Consider resistive loads for the BDDP. The options for implementing resistors in digital CMOS technology are polysilicon gate metal, well diffusion, source/drain diffusion, or triodeoperated MOSFET's. Within a 1-V supply, however, a triodeoperated MOSFET is not an option as only 1 V of can be applied to the MOSFET, making its approximately 200-300 mV if is in the range of 700 to 800 mV. At such a low , it is practically impossible to guarantee that the MOSFET will be triode-operated. Moreover, from the standpoint of flicker noise, the passive resistor options are more attractive because their noise is essentially all thermal. The allowable voltage drop across the load element, however, is less than 0.5 V to avoid strongly forward-biasing the drainbulk junction when the input common-mode voltage nears one of the supply rails. In addition to the practical limitation of of less than 1 mS, voltage gains of even 3 V/V are not feasible for a 1-V resistively loaded BDDP with passive resistor loads. Active current sources or current mirrors must be used to load a 1-V bulk-driven differential amplifier, at the expense of additional noise.
C. Current Mirrors
One of the problems with MOSFET or BJT current mirrors is that a significant voltage must be dropped across the input device. If the bulk-driven MOSFET is operated with the bulksource junction slightly forward biased, this voltage drop is minimized. A MOS cascode current mirror capable of 1-V operation is shown in Fig. 7 [12] . Note that instead of the gate-drain diode connection used in the standard MOS cascode current mirror, this new current mirror has a bulkdrain connection. The bulks of M1-M2, M3-M4 are tied together and all the gate connections for this n-type version (p-well technology) go to the most positive voltage available, . This approach dramatically improves the input and output current matching compared to the simple bulk-driven current mirror reported in [13] since both of the bottom devices operate in the active region. Also, using the cascode devices, the output conductance of the mirror is decreased to reasonable levels, much lower than in [13] . If a quiescent current equal to of the bulk-driven MOSFET is applied to the input and output, then good matching between the input and output currents can be achieved down to values approaching zero. The primary advantage of Fig. 7 is the very low voltage required at the input of the current mirror. is much better using 4-m channel lengths compared with 2-m channel lengths.
The small-signal frequency response of the bulk-driven cascode current mirror (BDCCM) circuit is described by [11] (23) indicating a dominant single-pole response determined by the small-signal impedance at the bulk coupled node of M1, M2. For comparison, consider the familiar gate-driven cascode current mirror's frequency response. Its current ratio (using the same device names as the BDCCM circuit) is (24) where is neglected because of the nearly 2-V reverse-bias across it while the circuit is operating. The result is similar in form to the BDCCM circuit given by (23). Both have a dominant pole frequency response determined by the smallsignal impedance at the coupled node of the common-source devices. The gate-driven cascode current mirror will have greater bandwidth in its frequency response as the capacitance associated with its dominant pole is considerably less than the BDCCM circuit's dominant pole capacitance. The BDCCM circuit, however, is capable of 1-V operation whereas the gate-driven cascode current mirror is not.
Another 1-V capable current mirror is the simple current mirror with level-shifted input (SCMLS) shown in Fig. 9 . This circuit is a variation of the gate-driven simple current mirror. The BJT emitter-follower provides a level-shift between the circuit's input and the gate node. This reduces the input voltage requirement. The input voltage is described by (25) which is comparable to if 800 mV and 700 mV. Over a wide range of input current levels, guaranteeing 0 V is difficult if a pMOS level-shifter (source-follower) is used since typically . The minimum output voltage is identical to that of the gate-driven simple current mirror, (26) Note that the BJT in this circuit, a p-n-p, is readily available in digital n-well CMOS technology; therefore, no additional fabrication steps are needed. This BJT is implemented as a lateral [14] , [15] or vertical device [16] , [17] . In either case, an isolated n-well serves as the base. For a lateral p-n-p, source/drain diffusions serve as the emitter and collector with gate metal surrounding the emitter to define the device's base width. For the vertical p-n-p no gate metal is needed and the substrate serves as the collector which is acceptable in common-collector configurations. The vertical p-n-p occupies less silicon area, but tends to have lower beta than the lateral p-n-p.
The small-signal input resistance of the SCMLS circuit is readily approximated by replacing the emitter-follower with an ideal unity-gain buffer, a reasonable assumption given the transfer characteristic and the high resistance seen looking into the base of a current source biased emitter-follower. The SCMLS circuit's small-signal input resistance is described by (27) where the approximation is valid if M1 is a nonminimum gate length device with . This result is identical to the gate-driven simple current mirror's . Another similarity is the small-signal output resistance, (28) DC measurements made on the SCMLS are shown in Fig. 9(b) and Fig. 10(a) . The devices are fabricated in the MOSIS 2-m n-well CMOS technology process. M1 and M2 are 400 m/2 m nMOSFET's. The BJT is implemented as a lateral p-n-p with ten minimum geometry ( m 4 m) emitters, biased at 10 A. For comparison, the measurements are repeated on a gate-driven simple current mirror [ Fig. 10(b) ] with the same M1 and M2 devices. So that gate-driven simple current mirror can also remain within a 1-V supply, the input current level is kept below 100 A for all measurements. At approximately 30 A, the 400 m/2 m nMOS appears to operate in moderate inversion. To generate Fig. 10 the output voltage of each mirror circuit is swept from 0 to 1 V for each input current from 10 to 100 A in 10 A increments. For both mirrors, the output device appears to saturate at nearly the same output voltage level. The small-signal output resistance, indicated by the slope of each curve from about 0.2 to 1 V, is also identical. In the simple current mirror, input and output current matching occurs only when . SCMLS circuit input/output current matching occurs when the output voltage is between 200 to 300 mV, depending on the input current level. For the gate-driven current mirror, matching occurs at an output voltage between 700 to 800 mV. The difference in output voltage between the current mirrors at which current matching occurs is indicative of the difference in input voltage requirements between the two circuits. Fig. 9(b) shows the input voltages for the two current mirrors corresponding to each input current level. Over the entire range of input currents, the SCMLS circuit requires approximately 550 mV less input voltage than the gate-driven current mirror, even as the input device M1 operates in the transitional region of weak to moderate inversion for the lowinput current levels of 10-30 A. The difference in input voltages is more than 50% of the allotted 1 V budgeted to the circuits. As a result, only the SCMLS circuit is a candidate load for a differential pair in a 1-V circuit. Since the BJT available in CMOS technology can have a beta of more than 200, its base current does not contribute significant error in input/output current matching in the SCMLS circuit.
The small-signal frequency response of the SCMLS circuit is described by [11] (29)
indicating that the SCMLS has a dominant pole frequency response. This is similar in form to the gate-driven current simple current mirror's transfer function which is approximately equal to the result given in (24). Hence, if in (29) is less than , then the SCMLS circuit will have greater bandwidth capability than the gate-driven simple current mirror. Given the structure of the BJT, is equivalent to for pMOS in n-well technology. In the implementation of the SCMLS circuit the BJT is quite small, thus providing a equivalent to of a small pMOS. Furthermore, implementing Q3 as a substrate p-n-p provides a equivalent to just . Ultimately, with careful consideration in the physical implementation, the SCMLS circuit should easily surpass a comparable gatedriven simple current mirror in frequency response capability. Simulations verify that the SCMLS circuit can provide at least a factor of two increase in frequency bandwidth compared to the gate-driven simple current mirror. When compared to the BDCCM circuit, the SCMLS provides more than a factor of 10 greater frequency bandwidth capability.
III. A 1-V CMOS OP AMP WITH RAIL-TO-RAIL
INPUT/OUTPUT CAPABILITY The analog building blocks described above facilitate the building of CMOS op amps to operate at very low voltages in standard CMOS technology. One previously demonstrated 1-V CMOS op amp [5] utilizes the bulk-driven input differential pair and composite transistors. A more thoroughly characterized 1-V CMOS op amp design is now described which provides improved phase margin, unity-gain frequency, slew rate, and output signal swing to achieve rail-to-rail input/output performance.
A. Op Amp Schematic
The 1-V rail-to-rail CMOS op amp is shown in Fig. 11 . Since device count and therefore, circuit complexity are kept at a minimum, power dissipation in the hundreds of microwatts is readily obtained. The input stage consists of a BDDP, M1-M2, loaded by the SCMLS circuit, M3-Q5. Using the BDDP at the input provides rail-to-rail ICMR. The SCMLS style current mirror is preferred because of its attractive frequency bandwidth and low input voltage requirements. The emitter-follower Q6 serves as a level-shifter between the input stage and output stage. Less than 17% of the op amp's total current demand is needed for the two emitter-followers Q5 and Q6. Using a pMOS level-shifter in place of Q6 would induce systematic offset and, for the same current bias, a lower frequency parasitic pole than the emitter-follower. The level-shifter buffers the input stage from the output stage, minimizing the capacitance at the output side of the input stage. Both Q5 and Q6 are CMOS compatible lateral pn-p BJT's where the base width is defined by gate metal, appropriately biased at to insure subsurface current flow for BJT operation. The Class-A output stage uses nMOS driver M7 loaded by active current source M12 to obtain high-PSRR [18] . and are the compensation elements for the Miller pole-splitting technique [19] . With careful design, the pole at the emitter of Q6 is not detrimental to the op amp's phase margin. The op amp is biased with a single current source which is replicated and scaled accordingly via M8-M12. The op amp's gain-bandwidth product and dc openloop gain are described by (30) and (31) respectively. A total quiescent power dissipation of 300 W is achieved with the selected current bias of 50 A. 50 A corresponds to a 100-A tail current, 100-A quiescent current for the nMOS output driver M7 and 25-A emitter currents for Q5 and Q6. Device aspect ratios are also given in Fig. 11 . At the expense of adding significant parasitic capacitance to the design, a 6-m gate length is chosen for M10 and M12 to minimize the output conductance of the tail current source and output stage current source, respectively, without cascoding. To minimize noise, the transconductance of the input differential pair is maximized for the 100-A tail current by using the largest possible aspect ratio for M1 and M2 while still maintaining saturated strong inversion operation. Minimum gate lengths for M1 and M2 are used to avoid excessive parasitic capacitance at the output of the input stage. This limits the output impedance of the input stage which is detrimental to gain but beneficial to bandwidth. Using minimum gate lengths for M3 and M4 results in no significant further reduction in input stage output impedance since . To minimize systematic offset, M7 is a scaled replica of M3 and M4. Selecting a minimum gate length for M7 is also desirable as it maximizes aspect ratio while keeping parasitic capacitance at a minimum. Minimizing for M7 pushes the parasitic pole at the emitter of Q6 out in frequency. In addition, a maximum pushes the load capacitance pole out in frequency. Both contribute to an increased phase margin.
Class-AB operation of the output stage, rather than Class-A, is desirable from the standpoint of power dissipation, but this would require using p-type current mirrors in the op amp such as the BDCCM (comprised of pMOSFET's in n-well technology), a pMOS gate-driven simple current mirror, or a current mirror using lateral p-n-p BJT's. The first two of these have limited frequency bandwidth at 1 V because of the large device sizes required. Since CMOS-compatible lateral p-n-p BJT's tend to exhibit low Early voltage, a p-n-p-based current mirror would have limited output impedance which diminishes the op amp's achievable voltage gain. For these reasons, a Class-A output stage is utilized in the 1-V CMOS rail-to-rail op amp.
B. Op Amp Performance
The measured and simulated performance of the 1-V CMOS rail-to-rail op amp is given in Table I . and of 0.5 V and 0.5 V, respectively, were chosen to conveniently set the mid-supply voltage at 0 V. MOSIS provided the BSIM model for HSPICE utilized during the simulations. A standard n-well CMOS technology with 2-m minimum gate length, also available through MOSIS, was selected. The measured data given in Table I verifies that the op amp achieved rail-torail ICMR and output swing. The op amp has a dc open-loop gain of 48.8 dB at a mid-supply common-mode voltage. Also with mid-supply, a phase margin of 57 and unitygain frequency of 1.3 MHz is achieved for a 22-pF load capacitance (see Fig. 12 ). Furthermore, unity-gain stability is still maintained even for a 102-pF load capacitance. Across the four samples, approximately 1-3 dB higher low-frequency gain is predicted in the simulation relative to the measured results, possibly caused by the optimistic values in the device models. This results in lower device and subsequently higher gain. This could also justify the 11 higher phase margin from simulation predictions compared to the measured phase margin, in addition to the 3-pF difference in load capacitance. The positive-going slew rate of 0.7 V/ s is limited by the low quiescent current chosen for the Class-A output stage. A negative-going slew rate (SR ) of 1.6 V/ s is achieved. Asymmetrical slew rates are typical of Class-A operation. Obtaining higher slew rates would require additional power dissipation.
In the unity-gain noninverting (buffer) configuration ( 1 V/V), an average THD of 58.6 dB for the four samples is measured for a 1 kHz 750-mV peak-to-peak sinewave input signal. For the same input signal but with 1 V/V, an average THD of 59.6 dB is achieved across the four samples of the 1-V rail-to-rail CMOS op amp. For these measurements, external 1-M resistors are used to select 1 V/V. The simulated distortion performance is overly optimistic by approximately 14 dB for the inverting configuration but comparable for the noninverting configuration. This indicates that the simulations predicted significant common-mode gain nonlinearity within the input stage, which could cause a second-order harmonic and there-fore significant THD [20] . The actual distortion measurements, however, indicate comparable distortion performance for both the inverting and noninverting op amp configurations, as described above. The bulk-driving technique utilized in the input stage did not seem to hinder distortion performance. The simulated low-frequency common-mode rejection ratio is just over 56 dB. This simulation excluded random offset effects.
The 1-V rail-to-rail CMOS op amp's input-referred noise characteristic is dominated by flicker noise. This is primarily caused by the nMOS load devices in the input stage and the minimum gate length required in the input differential pair. As discussed previously, using resistive loads for the input stage is desirable for reducing flicker noise, but utilized at the expense of input stage gain. With only a 1-V supply voltage, minimal voltage drop is allowed across resistive loads, severely limiting their resistance value.
The Class-A output stage with nMOS driver provides the 1-V rail-to-rail CMOS op amp with a measured low-frequency PSRR of over 60 dB and over 20 dB at 1 MHz. With the exception of low-frequency (10 kHz) PSRR, the simulated PSRR values agree within a few decibels of the measured values. This discrepancy is also attributed to optimistic values in the device models.
Since a four-chip sample is inadequate for standard deviation analysis, the 1-V rail-to-rail CMOS op amp's measured input offset voltage for each chip is provided in Table I The bulk-driving technique removes the MOSFET's threshold voltage or turn-on requirement from the signal path and a device with depletion characteristics is obtained. Consequently the bulk-driven MOSFET provides a practical solution to enhancing input common-mode range. Realistically, this behavior can be achieved by adding one additional mask level to the standard CMOS process. However, the premise of this paper was that the technology would not be modified in any way to accommodate the analog circuits.
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